Skip to page content
USDA Forest Service
  
Treesearch

Research & Development Treesearch

 
Treesearch Home
About Treesearch
Contact Us
Research & Development
Forest Products Lab
International Institute of Tropical Forestry
Northern
Pacific Northwest
Pacific Southwest
Rocky Mountain
Southern
Help
 

GeoTreesearch


Science.gov - We Participate


USA.gov  Government Made Easy


Global Forest Information Service

US Forest Service
P.O. Box 96090
Washington, D.C.
20090-6090

(202) 205-8333

You are here: Home / Search / Publication Information
Bookmark and Share

Publication Information

(186 KB bytes)

Title: Using Multiple FPGA Architectures for Real-time Processing of Low-level Machine Vision Functions

Author: Drayer, Thomas H.; King, William E. IV; Araman, Philip A.; Tront, Joseph G.; Conners, Richard W.

Date: 1995

Source: Proceedings, IEEE 21st International Conference on Industrial Electronics, Control, and Instrumentation. 1284-1289.

Publication Series: Not categorized

Description: In this paper, we investigate the use of multiple Field Programmable Gate Array (FPGA) architectures for real-time machine vision processing. The use of FPGAs for low-level processing represents an excellent tradeoff between software and special purpose hardware implementations. A library of modules that implement common low-level machine vision operations is presented. These modules are designed with gate-level hardware components that are compiled into the functionality of the FPGA chips. A common input/output interface is created for use in each of the modules, allowing interconnection of several image processing modules in a parallel or pipelined manner. This new synchronous, unidirectional interface establishes a protocol for the transfer of image and result data between modules. This reduces the design complexity and allows several different low-level operations to be applied to the same input image. A method is developed to partition and compile the design into the hardware resources of multiple FPGA chips. Experimental results verify the efficiency of using common multiple FPGA architectures to implement real-time machine vision processing.

Publication Notes:

  • We recommend that you also print this page and attach it to the printout of the article, to retain the full citation information.
  • This article was written and prepared by U.S. Government employees on official time, and is therefore in the public domain.

XML: View XML

Citation:


Drayer, Thomas H.; King, William E., IV; Araman, Philip A.; Tront, Joseph G.; Conners, Richard W. 1995. Using Multiple FPGA Architectures for Real-time Processing of Low-level Machine Vision Functions. Proceedings, IEEE 21st International Conference on Industrial Electronics, Control, and Instrumentation. 1284-1289.

 


 [ Get Acrobat ]  Get the latest version of the Adobe Acrobat reader or Acrobat Reader for Windows with Search and Accessibility

USDA logo which links to the department's national site. Forest Service logo which links to the agency's national site.